CONNECT: Re-Examining Conventional Wisdom for NoC Design in the Context of FPGAs

Tuesday Oct. 30, 2012
HH D-210

Michael Papamichael (CMU)


An FPGA is a peculiar hardware realization substrate in terms of the relative speed and cost of logic vs. wires vs. memory. In this talk I will present CONNECT, a flexible NoC architecture and RTL generation engine for FPGA-tuned Networks-on-Chip (NoCs). CONNECT embodies a set of design guidelines and disciplines that uniquely influence key NoC design decisions, such as topology, link width, router pipeline depth, network buffer sizing, and flow control and in many cases go against ASIC-driven conventional wisdom in NoC design.

Our evaluation shows a significant gain in specializing NoC design decisions to FPGAs' unique mapping and operating characteristics. When compared against a state-of-the-art ASIC-oriented NoC, we obtain similar performance at half the logic resource cost, or alternatively, 3-4x better performance for approximately the same logic resource usage. Our latest results also show great potential for further optimization and fine-tuning of the NoC within an FPGA application by leveraging high-level application knowledge. Finally, in an effort to create a useful research tool for the community, we recently publicly released CONNECT in the form of a flexible user-friendly web-based NoC generator (, which I will demonstrate at the end of the talk.


Michael Papamichael received his MSc from the University of Crete and is currently a PhD student in the Computer Science Department at Carnegie Mellon University supported by an Intel Fellowship. His research interests are in the area of computer architecture, with emphasis on FPGA-based computing, uncore modeling and Networks-on-Chip.

Back to the seminar page