Undergrad Research Project - VLSI optimization

Fall 2007

Randal Hong
Andrzej Strojwas
Project description
  • working on an existing project at CSSI lab

  • help creating layout for extremely regular circuit blocks

  • transistor level optimization of extremely regular circuit

  • objective is to develop a custom extremely regular block library to replace the standard library for better density, performance, and power efficiency

Return to project list